User contributions for Gijswl
Jump to navigation
Jump to search
1 October 2017
- 08:5808:58, 1 October 2017 diff hist +117 CPU Registers x86 Added CR4 UMIP (11) bit
24 February 2017
- 15:0515:05, 24 February 2017 diff hist +24 m Category:RISC-V Added page to Platforms category current
23 February 2017
- 18:5218:52, 23 February 2017 diff hist −9 m RISC-V Added stub header
- 18:5218:52, 23 February 2017 diff hist +2,400 N RISC-V Created page; Started writing about architecture and extensions
- 18:1218:12, 23 February 2017 diff hist +494 N Category:RISC-V Created page; Added some basic info about RISC-V
9 January 2017
- 18:2118:21, 9 January 2017 diff hist +667 m APIC Added extra information to Logical Mode (cluster model is outdated)
6 January 2017
- 16:2916:29, 6 January 2017 diff hist +1,176 APIC Added logical addressing mode information and link to useful book
20 December 2016
- 16:0016:00, 20 December 2016 diff hist +174 Global Descriptor Table No edit summary
12 December 2016
- 17:4817:48, 12 December 2016 diff hist +345 m Creating a 64-bit kernel using a separate loader Added links to articles
11 December 2016
- 16:0116:01, 11 December 2016 diff hist 0 Creating a 64-bit kernel using a separate loader Fixed fatal error (mb_flags & 0x4 should have been mb_flags & 0x8)
- 14:3214:32, 11 December 2016 diff hist +106 Creating a 64-bit kernel Added link to Creating_a_64-bit_kernel_using_a_separate_loader page
- 14:2914:29, 11 December 2016 diff hist +10,009 N Creating a 64-bit kernel using a separate loader Initial release
- 11:0511:05, 11 December 2016 diff hist +25 m SYSENTER Improved readability of section MSRs
5 December 2016
- 16:4916:49, 5 December 2016 diff hist +224 m I Can't Get Interrupts Working Added keyboard IRQ case to 'I can only receive one IRQ'