Jump to navigation Jump to search

RISC-V is a completely free and open ISA designed by the RISC-V Foundation at the EECS departement at the University of California, Berkley.
It was designed to be simple and directly implementable in real hardware, and consists of a base integer ISA, called RV32I or RV64I for 32 and 64-bit respectivly, it also provides additional standard extensions, as well as room for non-standard (e.g. community/user specified) ones.

Pages in category "RISC-V"

The following 5 pages are in this category, out of 5 total.