User:Seds: Difference between revisions

Jump to navigation Jump to search
Add warning on register set
(Add register list)
(Add warning on register set)
Line 68:
== Register set ==
 
RISC-V base ISA consists of 32 general purpose registers of size X bits, given X could be 32, 64 and 128-bits, depending on your base ISA. Beware that some variants may reduce the set of general purpose registers.
 
{| class="wikitable"
Anonymous user
Cookies help us deliver our services. By using our services, you agree to our use of cookies.

Navigation menu