CPU Registers x86: Difference between revisions

Jump to navigation Jump to search

CPU Registers x86 (view source)

Revision as of 08:16, 15 March 2015

No change in size ,  9 years ago
Typo
[unchecked revision][unchecked revision]
VisualWikitext
(Typo)
Line 341:
====DR6====
 
It permits the debugger to determine which debug conditions have occured. When an enabled debug exception is enabled, low order bits 0-3 andare set before entering debug exception handler.
 
====DR7====
Anonymous user
Retrieved from "https://osdev.wiki/wiki/Special:MobileDiff/4454"
Cookies help us deliver our services. By using our services, you agree to our use of cookies.
More information

Navigation menu