Anonymous user
Programmable Interval Timer: Difference between revisions
Jump to navigation
Jump to search
→Channel 1
[unchecked revision] | [unchecked revision] |
(Making a fuss without any useful facts) |
|||
Line 29:
The output for PIT channel 1 was once used (in conjunction with the DMA controller's channel 0) for refreshing the DRAM (Dynamic Random Access Memory) or RAM. Typically, each bit in RAM consists of a capacitor which holds a tiny charge representing the state of that bit, however (due to leakage) these capacitors need to be "refreshed" periodically so that they don't forget their state.
On
=== Channel 2 ===
|