SSE: Difference between revisions
Jump to navigation
Jump to search
m
avx2
| [unchecked revision] | [unchecked revision] |
m (Must preserve value of RDX when loading XCR0) |
m (avx2) |
||
Line 96:
======XSAVE======
The bit for XSAVE (needed to manage extended processor states) can be found on CPUID page 1, in ECX bit 26
======AVX2======
The bit for AVX2 can be found on CPUID page 7, 0, in EDX bit 26
=====AVX-512=====
The bits for AVX-512 are in CPUID page 0x0D, 0x0, EAX bits 5-7
| |||