Native Intel graphics: Difference between revisions

Jump to navigation Jump to search
[unchecked revision][unchecked revision]
Line 39:
===Architecture overview===
 
G45 chips appear as devices on the PCI bus. They are identified a vendor ID of 0x8086 and a model-specific device ID. The PCI configuration space is used to access two BARs: The first BAR 0 points to a MMIO region that contains all registers of the card. TheBAR second BAR2 allows access to the graphics memory.
 
The chip supports two independent graphics pipelines. Each pipeline is made of the following:
Anonymous user
Cookies help us deliver our services. By using our services, you agree to our use of cookies.

Navigation menu