Sparc Hardware Docs: Difference between revisions

[unchecked revision]

Content deleted Content added

Inline

Revision as of 07:01, 10 November 2011 view source osdev>Cb88 No edit summary ← Older edit		Revision as of 07:03, 10 November 2011 view source osdev>Cb88 →‎I/O Programming Newer edit →
Line 17:		Line 17:


	~~Sparc~~ ~~specific~~ ~~documentation~~ ~~note that~~ the Z8530 is controlled through a an Sbus to Ebus bridge via the slave I/O controller and is not programmed directly refer to the system manuals. EBus is a slow 8 bit peripheral bus.		Note that on SparcStations, the Z8530 is controlled through a an Sbus to Ebus bridge via the slave I/O controller and is not programmed directly refer to the system manuals. EBus is a slow 8 bit peripheral bus.

	The Slavio chip controls serial, nvram, TOD clock etc.		The Slavio chip controls serial, nvram, TOD clock etc.

Navigation menu