Raspberry Pi 4: Difference between revisions
Jump to navigation
Jump to search
[unchecked revision] | [unchecked revision] |
Content added Content deleted
(Start of rpi4 page, making notes to start with. To be expanded on.) |
No edit summary |
||
Line 7: | Line 7: | ||
- Video Core VI. Compatible with Video Core IV. New open source driver exists |
- Video Core VI. Compatible with Video Core IV. New open source driver exists |
||
- Standard XHCI USB controller, in addition to the embedded IP block that was in the Pi 1-3. The USB-A connectors are run by the XHCI block now, while the charging port is on the IP block. Previously they were all on the IP block. |
- Standard XHCI USB controller, in addition to the embedded IP block that was in the Pi 1-3. The USB-A connectors are run by the XHCI block now, while the charging port is on the IP block. Previously they were all on the IP block. |
||
- Network devices have a mac address mapping to https://maclookup.app/macaddress/DCA632 - the raspberry pi foundation's own block. Likely attached to pci-e as well. |
- Network devices have a mac address mapping to https://maclookup.app/macaddress/DCA632 - the raspberry pi foundation's own block. Likely attached to pci-e as well. |
||
- SD controller is now a SDHCI thing. Should work according to spec. |
- SD controller is now a SDHCI thing. Should work according to spec. |
||
Revision as of 07:24, 1 July 2019
Raspberry Pi 4
Hardware
- Video Core VI. Compatible with Video Core IV. New open source driver exists
- Standard XHCI USB controller, in addition to the embedded IP block that was in the Pi 1-3. The USB-A connectors are run by the XHCI block now, while the charging port is on the IP block. Previously they were all on the IP block.
- Network devices have a mac address mapping to https://maclookup.app/macaddress/DCA632 - the raspberry pi foundation's own block. Likely attached to pci-e as well.
- SD controller is now a SDHCI thing. Should work according to spec.
CPU is similar to the one in the Rpi3, except with the A53 cores replaced in-situ with A72. Same startup logic, same usage. Also limited to max 4 cores per chip by design.