RISC-V: Difference between revisions
| [unchecked revision] | [unchecked revision] |
Content deleted Content added
RobotMan2412 (talk | contribs) No edit summary |
RobotMan2412 (talk | contribs) |
||
Line 54:
In RISC-V, the privilege mode of a ''hart'' can be changed by:
* A trap or interrupt in the thread caught by a higher privilege mode
* The execution of the
* Intervention by a hardware debugger
* A hart being reset (it always starts in Machine mode)
| |||