Paging: Difference between revisions
Jump to navigation
Jump to search
[unchecked revision] | [unchecked revision] |
Content added Content deleted
m (→Page Map Table Entries: Added link for EFER register) |
|||
Line 37: | Line 37: | ||
Setting the PS bit makes the page directory entry point directly to a 4-MiB page. There is no paging table involved in the address translation. |
Setting the PS bit makes the page directory entry point directly to a 4-MiB page. There is no paging table involved in the address translation. |
||
Note: With 4-MiB pages, whether or not bits |
Note: With 4-MiB pages, whether or not bits 20 through 13 are reserved depends on PSE being enabled and how many PSE bits are supported by the processor (PSE, PSE-36, PSE-40). [[CPUID]] should be used to determine this. Thus, the physical address must also be 4-MiB-aligned. Physical addresses above 4 GiB can only be mapped using 4 MiB PDEs. |
||
=== Page Table === |
=== Page Table === |