PCI: Difference between revisions
Jump to navigation
Jump to search
| [unchecked revision] | [unchecked revision] |
Content deleted Content added
m Add cap code for MSI-X |
m Remove change I made as 0x11 is called out later in the article |
||
| Line 1,157: | Line 1,157: | ||
=== Enabling MSI === |
=== Enabling MSI === |
||
First, check that the device has a pointer to the capabilities list (status register bit 4 set to 1). |
First, check that the device has a pointer to the capabilities list (status register bit 4 set to 1). |
||
Then, traverse the capabilities list. The low 8 bits of a capability register are the ID - <code>0x05</code> for MSI |
Then, traverse the capabilities list. The low 8 bits of a capability register are the ID - <code>0x05</code> for MSI. The next 8 bits are the offset (in [[#Configuration Space|PCI Configuration Space]]) of the next capability. |
||
The MSI capability is as follows: |
The MSI capability is as follows: |
||