Native Intel graphics: Difference between revisions

[unchecked revision][unchecked revision]
Line 39:
===Architecture overview===
 
G45 chips appear as devices on the PCI bus. They are identified a vendor ID of 0x8086 and a model-specific device ID. The PCI configuration space is used to access two BARs: The BAR 0 points to a MMIO region that contains all registers of the card. BAR 2 allows access to the graphics memory.
 
The chip supports two independent graphics pipelines. Each pipeline is made of the following:
Anonymous user