MMX: Difference between revisions
Jump to navigation
Jump to search
| [unchecked revision] | [unchecked revision] |
Content added Content deleted
(KISS.) |
m (Correct misspellings) |
||
| Line 1: | Line 1: | ||
{{Floats}} |
{{Floats}} |
||
{{stub}} |
{{stub}} |
||
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with |
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with their P5 "Pentium" processor line. It has been superseded by [[SSE]]. |
||
===CPUID bits=== |
===CPUID bits=== |
||
The bit for MMX can be found on CPUID page 1, in EDX bit 23. |
The bit for MMX can be found on CPUID page 1, in EDX bit 23. |
||
==See Also== |
==See Also== |
||
Revision as of 13:14, 22 May 2014
| Real numbers, coprocessors and vector units |
|---|
| Technical |
| X86 implementations |
This page is a stub.
You can help the wiki by accurately adding more contents to it.
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with their P5 "Pentium" processor line. It has been superseded by SSE.
CPUID bits
The bit for MMX can be found on CPUID page 1, in EDX bit 23.