MMX: Difference between revisions
Jump to navigation
Jump to search
[unchecked revision] | [unchecked revision] |
Content added Content deleted
(→Introduction: See discussion.) |
(Added: Detection, Use Today and some See Also) |
||
Line 4: | Line 4: | ||
===Introduction=== |
===Introduction=== |
||
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with ther P5 "Pentium" processor line. |
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with ther P5 "Pentium" processor line. |
||
===Detection=== |
|||
To detect MMX |
|||
<source lang="asm"> |
|||
;Check CPUID.01h EDX.MMX (EDX.23) |
|||
mov eax, 0x1 ;0x.. is not needed, but standardizes |
|||
cpuid |
|||
test edx, 1<<23 ;EDX.MMX |
|||
jnz .MMX ;If no jump MMX is not present |
|||
</source> |
|||
===Use today=== |
|||
It is unlikely that you will come across any MMX code today, as it has been superceded by [[SSE]], and compilers compile SSE code. However, it may be wowrthwile to be aware of MMX. |
|||
==See Also== |
==See Also== |
||
===SSE=== |
|||
*[[SSE]] |
*[[SSE]] |
||
===X87=== |
|||
*[[FPU]] |
Revision as of 19:21, 28 February 2012
MMX
Real numbers, coprocessors and vector units |
---|
Technical |
X86 implementations |
This page is a stub.
You can help the wiki by accurately adding more contents to it.
Introduction
MMX is a SIMD technology (single instruction, multiple data) introduced by Intel with ther P5 "Pentium" processor line.
Detection
To detect MMX
;Check CPUID.01h EDX.MMX (EDX.23)
mov eax, 0x1 ;0x.. is not needed, but standardizes
cpuid
test edx, 1<<23 ;EDX.MMX
jnz .MMX ;If no jump MMX is not present
Use today
It is unlikely that you will come across any MMX code today, as it has been superceded by SSE, and compilers compile SSE code. However, it may be wowrthwile to be aware of MMX.