Intel Advanced Encryption Standard New Instructions: Difference between revisions
Jump to navigation
Jump to search
| [unchecked revision] | [unchecked revision] |
(write up a basic overview about the AES instructions) |
|
| (One intermediate revision by one other user not shown) | |
(No difference)
| |
Latest revision as of 13:37, 7 June 2024
This page is a stub.
You can help the wiki by accurately adding more contents to it.
You'll find these instructions on any mid-tier Intel CPU since about 2010 and any AMD CPU since about 2011. Support for these is indicated by checking bit 25 in ecx after calling CPUID with eax = 0x00000001.
Overview
| Instruction | Description |
|---|---|
AESENC |
encrypt a round |
AESENCLAST |
encrypt last round |
AESDEC |
decrypt a round |
AESDECLAST |
decrypt last round |
AESIMC |
AES inverse mix columns |
AESKEYGENASSIST |
used for key expansion |
See Also
Articles
External Links
- Intel Paper, including C code samples
- A blog post showing an example implementation using GCC's builtins