Global Descriptor Table: Difference between revisions
Jump to navigation
Jump to search
[unchecked revision] | [unchecked revision] |
Content deleted Content added
m Monospace in links is nonsense. |
m source 2 outdated: chapter 4 refer to "PAGING", update to chapter 2.4 reffering to "MEMMORY-MANAGEMENT REGISTERS" |
||
Line 45: | Line 45: | ||
* [http://files.osdev.org/mirrors/geezer/os/pm.htm Protected Mode tutorial] |
* [http://files.osdev.org/mirrors/geezer/os/pm.htm Protected Mode tutorial] |
||
* [http://www.intel.com/design/processor/manuals/253668.pdf Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A:. System Programming Guide, Part 1 (order number 253668)] chapter 4 |
* [http://www.intel.com/design/processor/manuals/253668.pdf Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A:. System Programming Guide, Part 1 (order number 253668)] chapter 2.4[[Category:X86 CPU]] |
||
[[Category:X86 CPU]] |
|||
[[de:Global Descriptor Table]] |
[[de:Global Descriptor Table]] |