CPU Registers x86: Difference between revisions
Added CR4 UMIP (11) bit
[unchecked revision] | [unchecked revision] |
(Added CR4 UMIP (11) bit) |
|||
Line 339:
| osxmmexcpt
| os support for unmasked simd floating point exceptions
|-
| 11
| umip
| user mode instruction prevention (#GP on SGDT, SIDT, SLDT, SMSW, and STR instructions when CPL > 0)
|-
| 13
|