NVMe: Difference between revisions
| [unchecked revision] | [unchecked revision] |
Content deleted Content added
Add a See Also section |
m Reverted edits by Xing1357 (talk) to last revision by Moltony112 |
||
| (2 intermediate revisions by 2 users not shown) | |||
Line 1:
== Overview ==
* NVMe controllers can be found as [[PCI]] devices with class code 1 and subclass code 8.
* Its registers are accessible through BAR 0 (it should be 64-bit memory IO).
* The controller processes commands submitted to it from "submission queues". The driver prepares commands in the queue's circular buffer in memory, and then updates the tail pointer register for the queue.
| |||