SYSENTER: Difference between revisions

[unchecked revision][unchecked revision]
Content deleted Content added
m add link to German wiki
Line 76:
All Intel CPUs to date (2013) have a silicon bug when executing the SYSRET instruction. If a non-canonical address is present in RCX when executing SYSRET, a General Protection Fault will be taken in CPL0 with CPL3 registers. See [http://lists.xen.org/archives/html/xen-announce/2012-06/msg00001.html Xen Security Advisory 7] for more details.
[[Category:X86 CPU]]
[[de:Syscall/sysret]]