PCI IDE Controller: Difference between revisions

m
Tiny correction
[unchecked revision][unchecked revision]
(→‎Ejecting an ATAPI Drive: Removed stolen images)
m (Tiny correction)
Line 195:
* Alternate Status Register: BAR1 + 2; // Read Only.
* Control Register: BAR1 + 2; // Write Only.
* DEVADDRESS: BAR1 + 23; // I don't know what is the benefit from this register.
 
The map above is the same with the secondary channel, but it uses BAR2 and BAR3 instead of BAR0 and BAR1.
Anonymous user