Generic Interrupt Controller versions 3 and 4: Difference between revisions
| [unchecked revision] | [unchecked revision] |
Content deleted Content added
Line 25:
The number of IntIDs supported by the GICv3 CPU Interface is is '''either''' an IMPLEMENTATION DEFINED 16 bits or 24 bits. Check ICC_CTLR_EL1.IDbits and ICC_CTLR_EL3.IDbits.
ARM imposes the following constraints on GIC implementations:
* PEs (Processor Interfaces) must implement either 16 or 24 bits of IntID. However, a system might have a mixture of PEs that support both sizes!
* The Distributor and Redistributors must all implement the same number of ID bits. The ID bits for the Distributor and Redistributor must not exceed the minimum IntID size implemented by any single PE in the system. I.e, the Distributor and Redistributor IntID bit-width cannot must be smaller than or equal to the bit width of the smallest PE bit-width.
* IF LPIs are supported, the Distributor and Redistributors must implement at least 5 bits of IntID, and at most 10 bits of IntID.
* If an ITS exists, the ITS may implement any bit-width up to or equal to the bit-width of the Redistributors; and this bit width must be a minimum of 14 bits.
== IntID space division ==
| |||