CPU Registers x86: Difference between revisions
[unchecked revision] | [unchecked revision] |
Content deleted Content added
→CR3: Filled TODO |
m →Debug registers: Some info |
||
Line 337:
====Debug registers====
DR0 - DR3 are '''linear''' addresses of up to 4 breakpoints.
Dr7 controls breakpoint conditions - TODO
====Test registers====
|