APIC: Difference between revisions
[unchecked revision] | [unchecked revision] |
Content deleted Content added
Code style fix (no softians or javanians here) |
|||
Line 42:
* note that this requires CPUID to be supported.
*/
bool
uint32_t eax, edx;
cpuid(1, &eax, &edx);
Line 50 ⟶ 49:
/* Set the physical address for local APIC registers */
void
uint32_t edx = 0;
uint32_t eax = (apic & 0xfffff100) | IA32_APIC_BASE_MSR_ENABLE;
Line 59 ⟶ 57:
#endif
}
Line 66 ⟶ 64:
* make sure you map it to virtual memory ;)
*/
uintptr_t
uint32_t eax, edx;
#ifdef __PHYSICAL_MEMORY_EXTENSION__
Line 78 ⟶ 75:
}
void
/* Hardware enable the Local APIC if it wasn't enabled */
/* Set the Spourious Interrupt Vector Register bit 8 to start receiving interrupts */
}
</source>
|