Anonymous user
ADMA: Difference between revisions
no edit summary
| [unchecked revision] | [unchecked revision] |
(Flesh out this article out a bit, remove some commentary and other inaccuracies, link to latest draft. Still not perfect.) |
No edit summary |
||
| (One intermediate revision by one other user not shown) | |||
Line 1:
ADMA is a feature of some PCI ATA controllers, ADMA eliminates the need for the driver to send the READ and WRITE commands to the drive. The Bus Mastering Controller sets up <b>both</b> sides of every DMA transfer, and initiates the transfer itself. All the driver needs to do is set up a table of "commands" (a CPB), set some pointers, and then turn on ADMA mode. This greatly reduces excessive IO operations, and frees up precious CPU time.
An ADMA capable controller maps the standard ATA IO and ADMA registers at a 64-bit or 32-bit address (...PCI BAR 4/5, 20h-27h). The size of this area is 1024 bytes.
ADMA
==Detection and Initialization==
Line 14:
* Base-Class Code: 01h – Mass Storage
Several vendors have chosen ADMA mode as the basis for their SATA controller implementations, however, often these implementations contain proprietary extensions. For this reason, the PCI Class may be different... driver "quirks" may be required to support these devices.
==See Also==
| |||